|
|
@ -47,8 +47,8 @@ u32 ShaderIR::DecodeFloatSet(BasicBlock& bb, u32 pc) {
|
|
|
|
|
|
|
|
|
|
|
|
SetRegister(bb, instr.gpr0, value);
|
|
|
|
SetRegister(bb, instr.gpr0, value);
|
|
|
|
|
|
|
|
|
|
|
|
if (instr.generates_cc.Value() != 0) {
|
|
|
|
if (instr.generates_cc) {
|
|
|
|
const Node is_zero = Operation(OperationCode::LogicalFEqual, predicate, Immediate(0.0f));
|
|
|
|
const Node is_zero = Operation(OperationCode::LogicalFEqual, value, Immediate(0.0f));
|
|
|
|
SetInternalFlag(bb, InternalFlag::Zero, is_zero);
|
|
|
|
SetInternalFlag(bb, InternalFlag::Zero, is_zero);
|
|
|
|
LOG_WARNING(HW_GPU, "FSET condition code is incomplete");
|
|
|
|
LOG_WARNING(HW_GPU, "FSET condition code is incomplete");
|
|
|
|
}
|
|
|
|
}
|
|
|
|