|
|
@ -48,7 +48,7 @@ inline void _Read(T &var, const u32 addr) {
|
|
|
|
var = *((const T*)&g_fcram[addr & MEM_FCRAM_MASK]);
|
|
|
|
var = *((const T*)&g_fcram[addr & MEM_FCRAM_MASK]);
|
|
|
|
|
|
|
|
|
|
|
|
} else {
|
|
|
|
} else {
|
|
|
|
_assert_msg_(MEMMAP, false, "unknown memory read @ 0x%08X", addr);
|
|
|
|
_assert_msg_(MEMMAP, false, "unknown Read%d @ 0x%08X", sizeof(var) * 8, addr);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
@ -109,7 +109,8 @@ inline void _Write(u32 addr, const T data) {
|
|
|
|
|
|
|
|
|
|
|
|
// Error out...
|
|
|
|
// Error out...
|
|
|
|
} else {
|
|
|
|
} else {
|
|
|
|
_assert_msg_(MEMMAP, false, "unknown memory write");
|
|
|
|
_assert_msg_(MEMMAP, false, "unknown Write%d 0x%08X @ 0x%08X", sizeof(data) * 8,
|
|
|
|
|
|
|
|
data, addr);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|