|
|
|
@ -495,8 +495,14 @@ struct Regs {
|
|
|
|
|
INSERT_PADDING_WORDS(0x51);
|
|
|
|
|
|
|
|
|
|
BitField<0, 16, u32> vs_bool_uniforms;
|
|
|
|
|
union {
|
|
|
|
|
BitField< 0, 8, u32> x;
|
|
|
|
|
BitField< 8, 8, u32> y;
|
|
|
|
|
BitField<16, 8, u32> z;
|
|
|
|
|
BitField<24, 8, u32> w;
|
|
|
|
|
} vs_int_uniforms[4];
|
|
|
|
|
|
|
|
|
|
INSERT_PADDING_WORDS(0x9);
|
|
|
|
|
INSERT_PADDING_WORDS(0x5);
|
|
|
|
|
|
|
|
|
|
// Offset to shader program entry point (in words)
|
|
|
|
|
BitField<0, 16, u32> vs_main_offset;
|
|
|
|
@ -625,6 +631,7 @@ struct Regs {
|
|
|
|
|
ADD_FIELD(trigger_draw_indexed);
|
|
|
|
|
ADD_FIELD(triangle_topology);
|
|
|
|
|
ADD_FIELD(vs_bool_uniforms);
|
|
|
|
|
ADD_FIELD(vs_int_uniforms);
|
|
|
|
|
ADD_FIELD(vs_main_offset);
|
|
|
|
|
ADD_FIELD(vs_input_register_map);
|
|
|
|
|
ADD_FIELD(vs_uniform_setup);
|
|
|
|
@ -696,6 +703,7 @@ ASSERT_REG_POSITION(trigger_draw, 0x22e);
|
|
|
|
|
ASSERT_REG_POSITION(trigger_draw_indexed, 0x22f);
|
|
|
|
|
ASSERT_REG_POSITION(triangle_topology, 0x25e);
|
|
|
|
|
ASSERT_REG_POSITION(vs_bool_uniforms, 0x2b0);
|
|
|
|
|
ASSERT_REG_POSITION(vs_int_uniforms, 0x2b1);
|
|
|
|
|
ASSERT_REG_POSITION(vs_main_offset, 0x2ba);
|
|
|
|
|
ASSERT_REG_POSITION(vs_input_register_map, 0x2bb);
|
|
|
|
|
ASSERT_REG_POSITION(vs_uniform_setup, 0x2c0);
|
|
|
|
|